{"name":"io.github.simaanc/silica-eda","slug":"simaanc-silica-eda","title":"Silica","description":"RTL and FPGA tools: lint, simulate, formal, synthesize, place and route, program a board.","url":"https://mcp.market/server/simaanc-silica-eda","rating":null,"grade":"A","score":92,"certified":false,"status":"active","category":"other","tags":[],"presence":{"score":38,"stars":13,"forks":0,"downloads_week":301,"last_push_at":"2026-10-22T02:13:16.000Z","license":"AGPL-3.0"},"uptime":null,"claimed":false,"transport":"pypi","callable_via_gateway":false,"default_price_micros":0,"repository":"https://github.com/simaanc/silica-eda","website":null,"version":"0.5.0","remotes":[],"packages":[{"registryType":"pypi","identifier":"silica-eda","version":"0.5.0","runtimeHint":"uvx","transport":{"type":"stdio"}}],"tools":[{"name":"capture_serial","description":"Capture a board's UART output, optionally sending text first.","write_action":false,"price_micros":0,"input_schema":null},{"name":"doctor","description":"Report silica's version and which EDA tools it can use, with a fix for each gap.","write_action":false,"price_micros":0,"input_schema":null},{"name":"format_rtl","description":"Auto-format a SystemVerilog/Verilog file and return a unified diff.","write_action":false,"price_micros":0,"input_schema":null},{"name":"get_constraints","description":"Read and return the content of a constraint file (.xdc / .sdc / .lpf / .upf).","write_action":false,"price_micros":0,"input_schema":null},{"name":"get_project_structure","description":"List the project's RTL and constraint files.","write_action":false,"price_micros":0,"input_schema":null},{"name":"launch_waveform","description":"Open a VCD/FST/FSDB trace file in a waveform viewer (fire-and-forget).","write_action":false,"price_micros":0,"input_schema":null},{"name":"lint","description":"Lint a SystemVerilog/Verilog file and return structured warnings.","write_action":false,"price_micros":0,"input_schema":null},{"name":"program_device","description":"Program a bitstream to an FPGA device with openFPGALoader.","write_action":false,"price_micros":0,"input_schema":null},{"name":"read_coverage","description":"Summarize a Verilator coverage.dat as structured line coverage.","write_action":false,"price_micros":0,"input_schema":null},{"name":"read_rtl","description":"Read an RTL file, optionally restricted to a line range.","write_action":false,"price_micros":0,"input_schema":null},{"name":"read_waveform","description":"Read signal values from a VCD or FST trace — no viewer needed.","write_action":false,"price_micros":0,"input_schema":null},{"name":"run_cocotb","description":"","write_action":true,"price_micros":0,"input_schema":null},{"name":"run_formal","description":"Run formal verification or equivalence checking and return structured results.","write_action":true,"price_micros":0,"input_schema":null},{"name":"run_place_route","description":"","write_action":true,"price_micros":0,"input_schema":null},{"name":"run_simulation","description":"Run RTL simulation and return structured diagnostics.","write_action":true,"price_micros":0,"input_schema":null},{"name":"search_rtl","description":"Grep across project RTL files with surrounding context.","write_action":false,"price_micros":0,"input_schema":null},{"name":"synthesize","description":"Synthesize RTL and return structured utilization and timing summary.","write_action":false,"price_micros":0,"input_schema":null},{"name":"write_rtl","description":"Write (or diff) proposed RTL content to a file.","write_action":true,"price_micros":0,"input_schema":null}],"scan":{"score":92,"grade":"A","scanned_at":"2026-10-27T05:16:57.242Z","report":{"scannerVersion":"0.1.10","scannedAt":"2026-10-27T05:16:57.206Z","components":{"code":{"score":25,"max":25,"notes":["59 source files scanned"]},"reliability":{"score":-1,"max":20,"notes":["no gateway calls yet and no remote to probe"]},"poisoning":{"score":-1,"max":15,"notes":["tools not inspected (local package is not executed); not counted"]},"auth":{"score":12,"max":15,"notes":["local package, no credentials required"]},"maintenance":{"score":15,"max":15,"notes":["last push 5 days ago"]},"identity":{"score":8,"max":10,"notes":["registry namespace matches repository owner","GitHub account older than a year"]}},"findings":[],"inputs":{"packages":[{"registryType":"pypi","identifier":"silica-eda","version":"0.5.0","found":true,"weeklyDownloads":301,"license":"AGPL-3.0-only","dependencyCount":4,"publishedAt":"2026-10-20T07:24:01.306076Z","repositoryUrl":"https://github.com/simaanc/silica-eda"}],"repo":{"found":true,"owner":"simaanc","repo":"silica-eda","archived":false,"pushedAt":"2026-10-22T02:13:16Z","stars":13,"forks":0,"openIssues":0,"ownerType":"User","ownerAvatarUrl":"https://avatars.githubusercontent.com/u/16511304?v=4","ownerCreatedAt":"2016-01-01T19:53:42Z","license":"AGPL-3.0"},"icon":{"url":"https://avatars.githubusercontent.com/u/16511304?v=4&s=128","source":"github"},"presence":{"stars":13,"forks":0,"downloadsWeek":301,"license":"AGPL-3.0","lastPushAt":"2026-10-22T02:13:16.000Z","score":38}}}},"grade_history":[],"reviews":[]}